Volume 22, Issue 3 (JIAEEE Vol.22 No.3 2025)                   Journal of Iranian Association of Electrical and Electronics Engineers 2025, 22(3): 0-0 | Back to browse issues page

XML Persian Abstract Print


Download citation:
BibTeX | RIS | EndNote | Medlars | ProCite | Reference Manager | RefWorks
Send citation to:

Hosseinpour M, Derakhshandeh M, Shahparasti M. A New Switched Capacitor 17-Level Inverter with Reduced Devices and Limited Charge Current. Journal of Iranian Association of Electrical and Electronics Engineers 2025; 22 (3)
URL: http://jiaeee.com/article-1-1670-en.html
Faculty of Engineering, University of Mohaghegh Ardabili, Ardabil, Iran
Abstract:   (24 Views)
In this paper, a new switched-capacitor multilevel inverter with a fourfold voltage gain is proposed. The proposed topology utilizes a DC source, 11 switches, and a diode to achieve 17-level output voltage levels. This topology consists of three capacitors with the capability for self-balancing voltages. The capacitors achieve automatic voltage balancing through a series/parallel connection method with the input DC voltage source. To control the switching pulses of the switches, the Level Shifted Pulse Width Modulation (PWM-LS) strategy has been employed. A comparative evaluation has been performed between the proposed topology and recent presented structures, considering various parameters such as voltage gain, number of DC sources, number of semiconductor devices, Maximum Blocking Voltage (MBV), and Total Standing Voltage (TSV). Considering this comparison, the low number of semiconductor devices for generating a 17-level output with suitable voltage gain, and especially its cost-effectiveness superiority, are the main advantages of the proposed topology. In addition, a soft charging method has been employed to limit the inrush current of capacitors. Moreover, the power losses of the proposed topology have been investigated, indicating its acceptable efficiency. Finally, for the analysis and validation of the proposed structure's performance, an experimental prototype has been implemented and evaluated under various conditions. The results indicate satisfactory performance of the proposed topology under various operating conditions.
     
Type of Article: Research | Subject: Power
Received: 2023/11/28 | Accepted: 2024/12/12

Add your comments about this article : Your username or Email:
CAPTCHA

Send email to the article author


Rights and permissions
Creative Commons License This Journal is an open access Journal Licensed under the Creative Commons Attribution-NonCommercial 4.0 International License. (CC BY NC 4.0)