Volume 22, Issue 1 (JIAEEE Vol.22 No.1 2025)
Journal of Iranian Association of Electrical and Electronics Engineers 2025, 22(1): 11-17 |
Back to browse issues page
Download citation:
BibTeX | RIS | EndNote | Medlars | ProCite | Reference Manager | RefWorks
Send citation to:
BibTeX | RIS | EndNote | Medlars | ProCite | Reference Manager | RefWorks
Send citation to:
asiyabi T, Hosseinipouya J. Frequency compensation design of three-stage CMOS OTA amplifier, applicable to temperature measurement by RTD. Journal of Iranian Association of Electrical and Electronics Engineers 2025; 22 (1) :11-17
URL: http://jiaeee.com/article-1-1573-en.html
URL: http://jiaeee.com/article-1-1573-en.html
Islamic Azad University, Izeh, Iran
Abstract: (686 Views)
Abstract: Process parameters in industry or power plant must be continuously monitored and controlled. Temperature is one of the most important parameters that must be controlled by the RTD, which is used to adjust the signal amplitude from the amplifier at the output of the Wheatstone bridge. In this paper, a new design for three-stage CMOS operational transconductance amplifier is proposed. The proposed structure eliminates the forward path and strengthens the feedback path in the compensation network at the same time. Also, the presented circuit uses only a small compensation capacitor. The simulation of the proposed circuit has been done using 0.18 μm CMOS technology in the HSPICE simulator and it has been validated by theoretical analysis, and the simulation results confirm the correctness of the theoretical analysis. The frequency response of the proposed amplifier shows that the DC gain of the circuit is on the order of 120 dB and the bandwidth of the circuit is 18.8 MHz with a phase margin of 88°. The power dissipation of the proposed circuit is fairly very small and is about 544 μW in 1.8 V power supply, which shows that the proposed circuit has high efficiency and efficiency coefficients.
Keywords: Efficiency coefficient, differential block frequency compensator, RTD, amplifier, Low power consumption.
Type of Article: Research |
Subject:
Electronic
Received: 2023/02/22 | Accepted: 2024/08/31 | Published: 2025/05/29
Received: 2023/02/22 | Accepted: 2024/08/31 | Published: 2025/05/29
Extended Abstract [PDF 184 KB] (6 Download)
References
1. [1] G. Palumbo and S. Pennisi, Feedback Amplifiers, " Theory and Design. Boston", MA: Kluwer, 2002.
2. [2] Grasso, A. D., Palumbo, G. and Pennisi, S., "Analytical comparison of frequency compensation techniques in three-stage amplifiers", Int. J. Circ. Theor. Appl., vol. 36, pp. 53-80, 2008. [DOI:10.1002/cta.397]
3. [3] Grasso, A. D., Marano, D., Palumbo, G. and Pennisi, S., "Analytical comparison of reversed nested Miller frequency compensation techniques", Int. J. Circ. Theor. Appl., vol. 38: 709-737, 2010 [DOI:10.1002/cta.600]
4. [4] R. Mita, G. Palumbo, S. Pennisi, "Design guidelines for reversed nested Miller compensation in three-stage amplifiers", IEEE Trans. Circuits and Systems-II, Vol. 50, pp. 227-233, 2003. [DOI:10.1109/TCSII.2003.811437]
5. [5] K.P. Ho, C.F. Chan, C.S. Choy, K.P. Pun, "Reversed nested Miller compensation with voltage buffer and nulling resistor", IEEE J. Solid-State Circuits, vol. 38, pp. 1735-1738, 2003. [DOI:10.1109/JSSC.2003.817598]
6. [6] A.D. Grasso, G. Palumbo, S. Pennisi, "Improved reversed nested miller frequency compensation technique with voltage buffer and resistor", IEEE Trans. Circuits and Systems II: Express Briefs, Vol. 54, pp. 382-386, 2007. [DOI:10.1109/TCSII.2007.892217]
7. [7] A.D. Grasso, G. Palumbo, S. Pennisi, "Advances in reversed nested Miller compensation", IEEE Trans. Circuits Systems I: Regular Papers, Vol. 54, pp. 1459-1470, 2007. [DOI:10.1109/TCSI.2007.900170]
8. [8] F. Zu, S. Yan, J. Hu, E. Sanchez-Sinencio, "Feedforward reversed nested Miller compensation techniques for three-stage amplifiers", IEEE Int. Symp. on Circuits and Systems, Kobe, Japan, Vol. 1, pp. 2575-2578, 2005.
9. [9] Peng X, Sansen W, "AC boosting compensation scheme for low-power multi-stage amplifiers", IEEE J Solid-State Circuits 2004;vol. 39, no. 11, pp. 2074-2079. [DOI:10.1109/JSSC.2004.835811]
10. [10] Leung AKN, Mok PK, Ki WH, Sin JK, "Damping-factor-control frequency compensation technique for low-voltage low-power large capacitive load applications. In: Solid-State Circuits Conference, 1999", Digest of Technical Papers. ISSCC.1999 IEEE International. IEEE, pp. 158-9, 2010. [DOI:10.1109/ISSCC.1999.759173]
11. [11] Lee H, Mok PK, "Active-feedback frequency-compensation technique for low-power multistage amplifiers", IEEE J Solid-State Circuits 2003, vol. 38, no. 3, pp. 511-20. [DOI:10.1109/JSSC.2002.808326]
12. [12] You, F., Embabi, S. H., & Sanchez-Sinencio, E.. "Multistage amplifier topologies with nested G m-C compensation. Solid-State Circuits", IEEE Journal of, vol. 32, no. 12, pp. 2000-2011, 1997. [DOI:10.1109/4.643658]
13. [13] Ka Nang Leung, Mok PKT, "Nested Miller compensation in low-power CMOS design", IEEE Trans Circuits Syst II: Analog Digit Signal Process,vol. 48, no. 4, pp. 388-94, 2001. [DOI:10.1109/82.933799]
Send email to the article author
| Rights and permissions | |
 |
This Journal is an open access Journal Licensed under the Creative Commons Attribution-NonCommercial 4.0 International License. (CC BY NC 4.0) |
