دوره 22، شماره 1 - ( مجله مهندسی برق و الکترونیک ایران - جلد 22 شماره 1 1404 )
جلد 22 شماره 1 صفحات 17-11 |
برگشت به فهرست نسخه ها
Download citation:
BibTeX | RIS | EndNote | Medlars | ProCite | Reference Manager | RefWorks
Send citation to:
BibTeX | RIS | EndNote | Medlars | ProCite | Reference Manager | RefWorks
Send citation to:
asiyabi T, Hosseinipouya J. Frequency compensation design of three-stage CMOS OTA amplifier, applicable to temperature measurement by RTD. Journal of Iranian Association of Electrical and Electronics Engineers 2025; 22 (1) :11-17
URL: http://jiaeee.com/article-1-1573-fa.html
URL: http://jiaeee.com/article-1-1573-fa.html
آسیابی طیبه، حسینی پویا سید جعفر. ارائه یک روش جبرانسازی بهینه در تقویت کننده سه طبقه CMOS OTA ، قابل استفاده در اندازه گیری دما توسط RTD. نشریه مهندسی برق و الکترونیک ایران. 1404; 22 (1) :11-17
دانشگاه آزاد اسلامی، واحد ایذه، گروه مهندسی برق
چکیده: (782 مشاهده)
چکیده مبسوط [PDF 184 KB] (7 دریافت)
فهرست منابع
1. [1] G. Palumbo and S. Pennisi, Feedback Amplifiers, " Theory and Design. Boston", MA: Kluwer, 2002.
2. [2] Grasso, A. D., Palumbo, G. and Pennisi, S., "Analytical comparison of frequency compensation techniques in three-stage amplifiers", Int. J. Circ. Theor. Appl., vol. 36, pp. 53-80, 2008. [DOI:10.1002/cta.397]
3. [3] Grasso, A. D., Marano, D., Palumbo, G. and Pennisi, S., "Analytical comparison of reversed nested Miller frequency compensation techniques", Int. J. Circ. Theor. Appl., vol. 38: 709-737, 2010 [DOI:10.1002/cta.600]
4. [4] R. Mita, G. Palumbo, S. Pennisi, "Design guidelines for reversed nested Miller compensation in three-stage amplifiers", IEEE Trans. Circuits and Systems-II, Vol. 50, pp. 227-233, 2003. [DOI:10.1109/TCSII.2003.811437]
5. [5] K.P. Ho, C.F. Chan, C.S. Choy, K.P. Pun, "Reversed nested Miller compensation with voltage buffer and nulling resistor", IEEE J. Solid-State Circuits, vol. 38, pp. 1735-1738, 2003. [DOI:10.1109/JSSC.2003.817598]
6. [6] A.D. Grasso, G. Palumbo, S. Pennisi, "Improved reversed nested miller frequency compensation technique with voltage buffer and resistor", IEEE Trans. Circuits and Systems II: Express Briefs, Vol. 54, pp. 382-386, 2007. [DOI:10.1109/TCSII.2007.892217]
7. [7] A.D. Grasso, G. Palumbo, S. Pennisi, "Advances in reversed nested Miller compensation", IEEE Trans. Circuits Systems I: Regular Papers, Vol. 54, pp. 1459-1470, 2007. [DOI:10.1109/TCSI.2007.900170]
8. [8] F. Zu, S. Yan, J. Hu, E. Sanchez-Sinencio, "Feedforward reversed nested Miller compensation techniques for three-stage amplifiers", IEEE Int. Symp. on Circuits and Systems, Kobe, Japan, Vol. 1, pp. 2575-2578, 2005.
9. [9] Peng X, Sansen W, "AC boosting compensation scheme for low-power multi-stage amplifiers", IEEE J Solid-State Circuits 2004;vol. 39, no. 11, pp. 2074-2079. [DOI:10.1109/JSSC.2004.835811]
10. [10] Leung AKN, Mok PK, Ki WH, Sin JK, "Damping-factor-control frequency compensation technique for low-voltage low-power large capacitive load applications. In: Solid-State Circuits Conference, 1999", Digest of Technical Papers. ISSCC.1999 IEEE International. IEEE, pp. 158-9, 2010. [DOI:10.1109/ISSCC.1999.759173]
11. [11] Lee H, Mok PK, "Active-feedback frequency-compensation technique for low-power multistage amplifiers", IEEE J Solid-State Circuits 2003, vol. 38, no. 3, pp. 511-20. [DOI:10.1109/JSSC.2002.808326]
12. [12] You, F., Embabi, S. H., & Sanchez-Sinencio, E.. "Multistage amplifier topologies with nested G m-C compensation. Solid-State Circuits", IEEE Journal of, vol. 32, no. 12, pp. 2000-2011, 1997. [DOI:10.1109/4.643658]
13. [13] Ka Nang Leung, Mok PKT, "Nested Miller compensation in low-power CMOS design", IEEE Trans Circuits Syst II: Analog Digit Signal Process,vol. 48, no. 4, pp. 388-94, 2001. [DOI:10.1109/82.933799]
ارسال پیام به نویسنده مسئول
| بازنشر اطلاعات | |
 |
این مقاله تحت شرایط Creative Commons Attribution-NonCommercial 4.0 International License (CC BY NC 4.0) قابل بازنشر است. |
