[Home ] [Archive]   [ فارسی ]  
:: Main :: About :: Current Issue :: Archive :: Search :: Submit :: Contact ::
:: Volume 14, Issue 2 (Vol.14 No.2 2017) ::
Journal of Iranian Association of Electrical and Electronics Engineers 2017, 14(2): 107-113 Back to browse issues page
Sub 1-V, 15ppm/Micro implantable voltage reference design using native transistor
P. Amiri Dr. , A. Hedayatipour Ms., S. Aslanzadeh Ms.
Abstract:   (212 Views)
Voltage references are crucial part of every circuit, providing a fixed voltage regardless of environmental parameters and device loading. Among several approaches proposed for designing voltage references, bandgap voltage references are the most common, but the bandgap voltage reference is bipolar in nature and does not show good stability when the supply voltage is small. Thus according to the increasing need for voltage references with low power consumption and low power supply, a voltage reference using threshold voltage difference between a native and a typical MOSFET transistor is proposed in this work. Using simulation for 0.18 CMOS technology, temperature coefficient and line sensitivity was measured 15ppm/°Cand0.98%/V respectively. The simulation is done to find the Sensitivity of output voltage to temperature and supply voltage in different biases. Minimum voltage supply for this work is 0.7 v and power consumption at room temperature is 700 nanowatt that make this voltage reference suitable for low power, low voltage circuits, for example nanowatt medical applications. At the end to minimize process variations a digital trimming after process is proposed, where transistors are turned on by controlling signals to have different length and width after fabrication process and different output voltages is simulated by having control switches on or off.
Keywords: CMOS Voltage Reference, Native Transistor, Low Power Supply, Temperature Compensation, Digital Trimming.
Full-Text [PDF 493 kb]   (85 Downloads)    
Type of Article: Research | Subject: Electronic
Received: 2017/09/4 | Accepted: 2017/09/4 | Published: 2017/09/4
Send email to the article author

Add your comments about this article
Your username or Email:

Write the security code in the box >



XML   Persian Abstract   Print


Download citation:
BibTeX | RIS | EndNote | Medlars | ProCite | Reference Manager | RefWorks
Send citation to:

Amiri P, Hedayatipour A, Aslanzadeh S. Sub 1-V, 15ppm/Micro implantable voltage reference design using native transistor. Journal of Iranian Association of Electrical and Electronics Engineers. 2017; 14 (2) :107-113
URL: http://jiaeee.com/article-1-393-en.html
Volume 14, Issue 2 (Vol.14 No.2 2017) Back to browse issues page
نشریه مهندسی برق و الکترونیک ایران Journal of Iranian Association of Electrical and Electronics Engineers
Persian site map - English site map - Created in 0.046 seconds with 796 queries by yektaweb 3531