XML Persian Abstract Print


Download citation:
BibTeX | RIS | EndNote | Medlars | ProCite | Reference Manager | RefWorks
Send citation to:

Tiznobeyk M, Farshidi E. Decrease in Hardware Consumption and Quantization Noise of Digital Delta-Sigma Modulators and Implementation by VHDL. Journal of Iranian Association of Electrical and Electronics Engineers 2019; 16 (2) :101-112
URL: http://jiaeee.com/article-1-937-en.html
Department of Electrical Engineering, Faculty of Engineering,Shahid Chamran University of Ahvaz, Ahvaz, Iran
Abstract:   (2768 Views)
A new structure is presented for digital delta-sigma modulator (DDSM). Novel architecture decreases hardware consumption, output quantization noise and spurs in Comparison to previous architectures. In order to reduce the delay, power consumption and increase maximum working frequency, the pipelining technique and the carry skip adder are used. Simulation proposed architecture shows that the quantization noise is declined as 15dB compared to 13-bit conventional third-order modulator. Furthermore, the results of digital implementation report significant reduction in the hardware consumption, the power consumption and increase 3 times in the maximum working frequency.
Full-Text [PDF 1304 kb]   (939 Downloads)    
Type of Article: Research | Subject: Electronic
Received: 2019/07/2 | Accepted: 2019/07/2 | Published: 2019/07/2

Add your comments about this article : Your username or Email:
CAPTCHA

Send email to the article author


Rights and permissions
Creative Commons License This Journal is an open access Journal Licensed under the Creative Commons Attribution-NonCommercial 4.0 International License. (CC BY NC 4.0)

© 2024 CC BY-NC 4.0 | Journal of Iranian Association of Electrical and Electronics Engineers

Designed & Developed by : Yektaweb