Volume 22, Issue 2 (JIAEEE Vol.22 No.2 2025)
Journal of Iranian Association of Electrical and Electronics Engineers 2025, 22(2): 0-0 |
Back to browse issues page
Download citation:
BibTeX | RIS | EndNote | Medlars | ProCite | Reference Manager | RefWorks
Send citation to:
BibTeX | RIS | EndNote | Medlars | ProCite | Reference Manager | RefWorks
Send citation to:
Gholami M, Rahimpour H. New JK-Latch and Flip-Flop in Quantum-Dot Cellular Automata Technology with Minimal Area. Journal of Iranian Association of Electrical and Electronics Engineers 2025; 22 (2)
URL: http://jiaeee.com/article-1-1776-en.html
URL: http://jiaeee.com/article-1-1776-en.html
University of Mazandaran
Abstract: (141 Views)
Nowadays, with the increasing development of science and technology and considering the limitations of the technologies used in the electronics and computer industries, the need for emerging technologies is more apparent than ever. One of these emerging technologies that has been welcomed by researchers is the quantum dot cellular automata technology. Therefore, in this article, new structures for JK type latches and flip-flops, which are an important block in the logic unit and processors, will be presented. In part of the proposed JK latch block diagram, a multiplexer is used instead of logic gates, which leads to a structure that has favorable conditions compared to existing designs in terms of cell number, area, and delay. The simulation results indicate the use of 48 quantum cells, an occupied area of 0.044µm2 and a delay of one clock cycle, which seems appropriate compared to previous designs. The simulations of the proposed structures in the quantum dot cellular automata technology have been performed by the QCADesigner software.
Send email to the article author
| Rights and permissions | |
 |
This Journal is an open access Journal Licensed under the Creative Commons Attribution-NonCommercial 4.0 International License. (CC BY NC 4.0) |
