RT - Journal Article T1 - Study of the Optimal Coefficients for the Gain of Delay Line in DLL for Obtaining Low Settling Time JF - jiaeee YR - 2016 JO - jiaeee VO - 13 IS - 2 UR - http://jiaeee.com/article-1-70-en.html SP - 133 EP - 140 K1 - Delay Locked Loop K1 - genetic algorithm K1 - Locking Time K1 - Optimization K1 - Settling time AB - Reducing the locking time or settling time is one of the major challenges in the design of Delay Locked Loop (DLL) based frequency synthesizer. In this paper a common structure for DLL based frequency synthesizer is considered in which the number of delay cells in the direct path is specified. Then, the designed delay locked loop is optimized using genetic algorithm (GA). GA changes the phase-voltage gain coefficients of the delay cells for achieving the best locking (settling) time. Typical DLL with a reference frequency of 100 MHz and 8 delay cells is studied. Simulation results is shown the proposed structure is locked in 0.58 mu. LA eng UL http://jiaeee.com/article-1-70-en.html M3 ER -