[صفحه اصلی ]   [Archive] [ English ]  
:: صفحه اصلي :: درباره نشريه :: آخرين شماره :: تمام شماره‌ها :: جستجو :: ثبت نام :: ارسال مقاله :: تماس با ما ::
:: دوره 7، شماره 2 - ( مجله مهندسی برق و الکترونیک ایران - جلد 7 شماره 2 1389 ) ::
جلد 7 شماره 2 صفحات 0-0 برگشت به فهرست نسخه ها
Design and Synthesis of High Speed Low Power Signed Digit Adders
Gh. Jaberipur ، S. Gorgin
چکیده:   (534 مشاهده)

Signed digit (SD) number systems provide the possibility of constant-time addition, where inter-digit carry propagation
is eliminated. Such carry-free addition is primarily a three-step process; adding the equally weighted SDs to form the
primary sum digits, decomposing the latter to interim sum digits and transfer digits, which commonly belong to
{–1, 0, 1}, and finally adding the transfers to the corresponding (i.e., with the same weight) interim sum digits. All the
final sum digits are therefore obtained in parallel. The special case of radix-2h maximally redundant SD number systems
is more attractive due to maximum symmetric range (i.e., [–2h+1, 2h–1]) with only one redundancy bit per SD, and the
possibility of more efficient carry-free addition. The previous relevant works use three parallel adders that compute sum
and sum±1, where some speed-up is gained at the cost of more area and power. In this paper, we propose an alternative
nonspeculative addition scheme that uses carry-save encoding for representation of the primary sum and interim sum
digits and computes the transfer digits via a fast combinational logic. The simulation and synthesis of the proposed
adder, based on 0.13 μm CMOS technology, shows advantages in terms of speed, power and area.

واژه‌های کلیدی: Computer arithmetic، Carry-free addition، Signed-digit number systems، Low power design، Maximal redundancy.
متن کامل [PDF 332 kb]   (161 دریافت)    
نوع مقاله: پژوهشي | موضوع مقاله: الکترونیک
دریافت: ۱۳۹۵/۱۲/۳ | پذیرش: ۱۳۹۵/۱۲/۳ | انتشار: ۱۳۹۵/۱۲/۳
ارسال نظر درباره این مقاله
نام کاربری یا پست الکترونیک شما:

کد امنیتی را در کادر بنویسید >


XML   English Abstract   Print


Download citation:
BibTeX | RIS | EndNote | Medlars | ProCite | Reference Manager | RefWorks
Send citation to:

Jaberipur G, Gorgin S. Design and Synthesis of High Speed Low Power Signed Digit Adders. Journal of Iranian Association of Electrical and Electronics Engineers. 2010; 7 (2)
URL: http://jiaeee.com/article-1-209-fa.html

Jaberipur Gh.، Gorgin S.. Design and Synthesis of High Speed Low Power Signed Digit Adders. مجله مهندسی برق و الکترونیک ایران. 1389; 7 (2)

URL: http://jiaeee.com/article-1-209-fa.html



دوره 7، شماره 2 - ( مجله مهندسی برق و الکترونیک ایران - جلد 7 شماره 2 1389 ) برگشت به فهرست نسخه ها
نشریه مهندسی برق و الکترونیک ایران Journal of Iranian Association of Electrical and Electronics Engineers
Persian site map - English site map - Created in 0.05 seconds with 31 queries by YEKTAWEB 3638